

TEXAS INSTRUMENTS FEATURES A NUMber of interesting sound-generator IC's in their semiconductor line; one of the most versalile is their SN76488N. That IC, an improved version of their $S N 76477 \mathrm{~N}$, is a monolithic device that combines both analog and digital circuitry. Like the other devices in the line. it boasts a noise generator, a VCO (Voltage-Controlled Oscilla. tor), an SLF (Super-Low-Frequency) oscillator, a noise filter. a mixcr, attack delay circuitry, control circuitry, and even one-shot circuitry for generating momenlary sounds. In addition to those features. the 76488 offers an internal 125 -milliwat! audio amplifier capable of driving an 8 ohm speaker, and external outputs for the VCO, the SLF oscillator, the noise clock, and the one-shot circuitry.
The device can produce noises, tones. or low-frequency sounds either individually or in any combination. All sounds are programmed using control inputs and user-selected external components. The uses for that versatile IC are limited only by the user's imagination; and if you run out of ideas. a little experimentation is sure to turn up many more

While most bobbyists like to breadboard with discrete components when either desigaing or experimenting, that lechnique has several drawbacks when designing with this IC. Since this IC can produce a wide variery of sounds. with each sound being determined by the value of the external components connected to it. it is far easier to listen to the sounds
produced by this 1 C while varying the value of the external components. The design console described here does just that: it enables you to control the value of those external components while tistening to the sound produced.

Before we look al the console, and how it is built, it will be helpful to gee to know the 76488 a litile belter. A block diagram of the device is shown in Fig. 1. Let's examine the operation of each functional circuit block.

## SLF oscillator

The SLF feeds a $50 \%$-duty-cycle squarewave to the mixer. It also feeds a triangular wave to the external VCO or SLF-select logic ciscuitry: that ciscuil selects either extemal-voltage or SL.F modulation of the VCO. If the ver-select pin, pin 20. is high. the SLF is fed through to modulate the frequency of the VCO; if it is low. an external voltage is used (more on that shortly). The SLF's normal operating range is 0.1 to 30 Hz . but it will


FIG. 1-BLOCK DIAGRAM of SN76488N sound generator. Peler to ihle figure as we describe the operation of the device.
produce frequencies of up to 20 kHz . The SLF frequency is determined by 1 wo external components. the SLF-conirol resistor connected to pin 18 and the SLFcontrol capacitor connected to pin 19. The output of the SLF is available externally from pin 4 and can drive one TTL load.

## Voltage controlled oscillator (VCO)

The VCO produces a tone whose frequency depends upon the voltage at its input. That controlling voltage can be either the SLF output described above. or an externally generated signal applied to the external vco control pin, pin 15. The higher the voltage applied to the VCO. the tower the VCO frequency. The minimum VCO frequency is determined by two external components: the VCOcontrol resistor connected to pin 17 and the VCO-control capacitor connected to pin 16. The maximum frequency of the VCO is ten times the minimum frequency. The method of controlling the VCO is selected by the logic-level present on pin 20. If that logic level is low, the VCO frequency is controlled by the external signal applied to pin 15. The input at pin 15 may be a DC voltage. which produces a constant tone, or any digital or analog signal. If the logic level at pin 20 is high, the VCO frequency is controlled by the output from the SLF oscillator.

The output of the VCO is a squarewave and is supplied to the mixer and. if selected by the envelope-select logic. to the envelope generator and modulator. The VCO output is available at pin 2 and can drive a single TTL load.

## Noise clock

The noise clock internally generates a clock signal and supplies it to the noise generator: the minimum frequency of that clock signal is 10 kHz . The clock signal is also avaitable externalty at pin 3 ; it is capable of driving one TTL load.

## Noise generator/filter

The noise generator produces pseudorandom white noise that passes through the variable-bandwidth low-pass noise filter before being fed to the mixer. That filter has its curoff point defined by the noise-filter control resistor connected to pin 5 and the noise-filter control capacitor connected to pin 6.

## Mlxer

The mixer combines one or more sig. nals from the SLF, VCO. and noise generator by performing a logical and function and feeds the resulting output signal to the envelope generator and modulator. The signals that are to be input to the mixer are chosen by setting the logic levels present on the mixer-select pins. pins 23, 24. and 25, in accordance with those shown in Table 1. Figure 2 shows how the mixer combines an SLF and noise signal to produce an SLF/noise output. If more than


FIG. 2-THE MIXER combines the SLF oulput, shown in $s$, and a noise signal, shown in $b$, to producs the outpul shown In c.
one sound at a time is desired, (for example. a car engine and siren. or a steam engine and whisile) multiplexing is required. That can be done by switching the mixer-select lines at such a rate that the two sounds seem to occur simultaneously. A multiplexing-drive signal with a $50 \%$ duty cycle is required to provide equal amplitudes for both sounds. The frequency of that signal should be above the range of human hearing (i.e., above 20 kHz ).

## One shot

The one-shot circuit controls momentary sounds. and is triggered by a high-tolow logic-level iransition at the systemenable pin. pin 9. The duration of the one-shot's output is determined by the one-shot control resistor connected to pin 22 and the one-shot control capacitor connected to pin 21 . The maximum duration of the signal is approximately 10 seconds. The signal can be cut off earlier by taking the system-enable pin high. If that is done. however, the one-shot timing must be allowed to end before another one-shot timing sequence can be triggered: that is
necessary to ailow an intemal lateh to reset. The output of the one-shot is fed through the envelope-select logic to the envelope generator and modulator. Rather than being a sound source, the one-shot signal merely provides an envelope for the sound that is output from the mixer. The one-shot circuit is operational only when the one-shot envelope is selected as explained in the next section. Its output is available at pin I and can drive one TTL load. While in the one-shot mode, the SLF ramp can be forced to start at either a high or low level by placing a high or low logic-level respectively on the slfselect pin. pin 26.

## Envelope select

The envelope-select logic determines which envelope is combined with the mixer output in the envelope generator and modulator. That envelope is selected using the envelope-select pins, pins 27 and 28 . The operation of the envelopeselect circuit is summarized in Table 2. Figure 3 shows the four possible envelopes that could be generated. The noise and VCO inputs to the mixer are shown in Fig. 3-a. If the mixer-only function is selected as shown in Fig. 3-c, the mixer output is supplied continuously to the aurdio amplifier. If the VCO function is selected as shown in Fig. 3-b, the squarewave output of the VCO is the envelope for the mixer output, meaning that the mixer output is passed on to the audio


FIG. 3-WITH THE MIXER AND VCO outpuls as shown In © the four possible envetopes that could be generated are shown in b-c.

amplifier while the VCO output is high but not when it is low. The VCO with-alternating-polarity function, shown in Fig. 3-e, is similar to the VCO function described above except that the outpul from the mixer is enabled only during every other VCO pulse. When the oneshot function is selected. the output from the mixer is enabled only for the duration of the one-shot pulse as shown in Fig. 3-d.

## Decay conlrol

The decay circuitry, which is part of the envelope-generator-and-modulator block, alters the fall time of the envelope selected by the envelope-select logic. The decay time is determined by the decaytiming capacitor that is connected to pin 8. and the decay-timing resistor that is connected to pin 7. The decay has no effect on the mixer-only function, but for the one-shot, VCO, and VCO-with-alter-nating-cycie functions, the decay ramp is triggered by each high-to-low transition of the envelope; it serves to prolong the sound at a decreasing volume that is proportional to the selected decay-rate. Figure 4 shows examples of how a waveform may be modified by decay when the mixer output is noise and the one-shot envelope is selected. Figure 5 shows a similar example, this time using \& VCO rather than a one-shot envelope.


FIG. 4-HOW A WAVEFORM IS MOOIFIED by deciy when the mixer output le noise and a Ontshot onvetope is selected.


FIG. 5-IN THIS EXAMPLE of how a waveform le modified by decay, the VCO envelope is sesected.

## System enable

The system-enable logic provides enabje/select control for the sound output of the system. A high logic-level at the sYstem enable pin (pin 9) inhibils the sound output, a low logic-level (or open pin connection) enables it. That pin is also used to trigger the one-shot circuit for momen-
tary sounds such as gunshots, bells. explosions, etc. The one-shot logic is triggered on the negative-going edge of a system-enable input signal. The input applied to pin 9 must be held low for the entire duration of the one-shot sound, including altack and decay periods, if the sound is to be completed. Taking pin 9's inpul high early, terminates the sound.

## Output amplifier

The output amplifier (see Fig. 6) is contained entirely on the IC and and has a push-pull output capable of delivering 125 mW into an 8 -ohm load connected to pin 13. External signals may be input to the amplifier via pin 10 .


FIG. 6-THIS AMPLIFIER is entirely contained on the IC and $\mathrm{l}_{\text {Cup }}$ capable of supplying 125 mA into ecapacitively-coupted 8 -ohm load.

## Regulator

The 76488 will operate from a singlevoitage power supply connected between pin 12 (positive) and pin 14 (ground); an internal 5 volt regulator allows use of an unregulated supply of between 7.5 and 10.5 volts. In addition to supplying power for the IC. the regulator is capable of providing a regulated 5 -volts, at up to 5 mA , from pin 11 for use by any external circuitry. That is used to supply the highlevel logic voitage used by the design console.
That concludes our look at the SN76488; its pinout is shown in Fig. 7. We'll now turn to construction of the design console itself.

## Console construction

Construction of the design console is relatively simple and straighforward. The schematic for the circuil is shown in Fig. 8. Little about the design is critical, and substituting freely from your junk-box can help hold down the device's cost. In the author's version, for instance, mica capacitors were used in place of ceramic discs in some instances simply because they were on hand. You can't. of course, substitute for the sound-generator IC. If your local supplier does not slock that device, it is available from Active Electronics, PO Box 1035, Framingham. MA 01701.

A $8^{3} / 16 \times 77 / 16$-inch instrument case and cover were used to house the prototype

PARTS LIST
All resistors $5 \%$ unless otherwlse noted
R1-R6-1 megohm, potentiometer, linear taper
R7-100,000 ohms
R8- 50 ohms, potentiometer, audio taper
Capactiors
C1, C18-390 pF, ceramic disc
C2 $9-680$ pF, ceramic disc
C3-1000 pF, ceramic olisc
C4, C13- $22 \mu$ F, ceramic disc
C5. C12-. $47 \mu \mathrm{~F}$, ceramic disc
C6, Cli- $4.7 \mu \mathrm{~F}, 25$ volts, eiectrolytic
C7, C9, Ct0, C15- $10 \mu \mathrm{~F}$, 25 volts, elec tolytic
C8- $220 \mu \mathrm{~F}, 10$ volts, electroytic
C14-22 $\mu \mathrm{F}, 10$ volts, electrolytic
C16-1 $\mu \mathrm{F}, 10$ wolts, electrolytic
C17. C22-0.1 $\mu \mathrm{F}$. ceramic disc
C20-. $005 \mu \mathrm{~F}$, ceramic disc
C21-. $01 \mu \mathrm{FF}$, ceramic disc
Semiconductors
IC1-SN75488N sound generator (TI)
B1-9. woth battery
St-S5-1 pole, 6 position rotary switch
S6-S19-SPST miniature slide switch
S20, S21-SPOT minature slide switch S22-SPST momentary pushbution switch, nomally open
TP1-TP \&8-lest polta jeck
Ji- $\sqrt{3}$--phono jack
Misceilaneous:IC Bocket. perforated construction board. case, etc.
Adhesive backed overlays for the front panels are avalisble from Design Specialty, 15802 Springdale St, No. BO, Huntington Beach, CA 92649. The cost is $\$ 3.00$ each, postpaid. Callornia residents add state and local taxes


FIG. 7--pINOUT of the SN7648BN sound generator IC from Texas Instruments.
console. In lieu of a phenolie case cover, a 1/4-inch piece of plywood may be used. We've used both and prefer the plywood because it is easier 10 work with.

Assembly is begun by mounting the capacitors on rotary switches Sl - S 5 so that when looking at each switch from front to back and rotating it clockwise, the component values are selected in the order shown in Fig. 8. The lavout of the fromt panel can be seen in the photo on the first page of this article. After the switches are wired, cut holes in the console cover to match that layout. Although not required, the easiest way to do that is to mount a full-sized version of the front panel layout and use it as the cutting template. For those who wish to go that route, full-sized copies of the overlay, with adhesive backing so that it can be applied directly to the front panel, are available from the source given in the Purts List.

After the cover preparation is complete, mount the slide switches to the cover, using either screw's or an adhesive. If using screws, use the flat-head type and countersink them flush with the cover surface. If an adhesive is used. a cyanoacrylate adhesive (super glue) works well on the phenolic material, while a siticonerubber compound works well with plywood. When using a cyanoacrylate adhesive, use extreme caution to avoid getting any of it on your fingers or on the movable-slide part of the switch. If a silicone rubber compound is used, be sure to allow ample time for the compound to cure before attempting any further work with the switches.

After securing the slide switches to the cover, the remaining switches and jacks should be mounted. If desired, attach a $26 / 2$ inch speaker to the inside of the case after drilling a sufficient number of "grill" holes to insure adequate volume; provisions have also been made for an external speaker.

Begin wiring the console by connecting together all of the +5 -volt points; do the same for all of the grounds. Next. connect the wiper terminal of each variable resistor. R1-R6, to its associated jack. and that jack to its associated switch. Finally, make the connections between S8, $\mathbf{S 2 2}$. and J21; make the component connections to J21, J22. S21, and \$20, and connect the positive lead of a 9 -volt battery snap to $\mathbf{S 9}$.

Complete the console wiring by mounting a 28 -pin DIP socket on a piece of perforated construction board and. using two pieces of 14 -conductor ribboncable, connect the pins of the 76488 to the appropriate components as the schematic shows.

## Using the console

After becoming familiar with the functions of the console controts, using them to create your own custom sounds will be easy. fun, and exciting. To help with the familiarization process, console set-up


FIG 8-SCHEMATIC DIAGRAM of the SN76488N design console. As nothing In the circuit is especially crittcak, reasonable subalitutions from your junkbox can be made to reduce the conslrucilon cosi.
procedures for a few sounds are provided below. Before setting up the console for each new sound, set all controls and switches so that no component or control signals are connected to the 76488.

## Gunshot/expiosion

1. Close $\mathbf{S} 10$ and $\mathrm{St3}$ (pins 28 and 25).
2. Sel R3 (pin 22) to 330 K by using a voltmeter to measure the resis. tance between TP7 and TP14 (pins 14 and 22). After the resistance value is set, close S 16 ( pin 22 ).
3. Sel S3 (pin 21) to . $47 \mu \mathrm{~F}$
4. Set S1 (pin 6) 10680 pt.
5. Following the same procedure as outined in step 2, set R2 (pin 7) to 120K.
6. For the gunshot, set R1 (pin 5) to 33 K and $\mathrm{S} 2(\mathrm{pin} \mathrm{8}$ ) $10.47 \mu \mathrm{~F}$.
7. Tum the console power on at pln 12,
close $\mathrm{S8}$, and momentarily depress S22 (pin 9). Upon release of the switch, the gunshot sound will DCcur.
8. For the explosion, set R1 to 220 K and S 2 to $10 \mu \mathrm{~F}$. Again momentarily depress 522 .

Siren/phasor

1. Set $\mathrm{S} 17(\mathrm{pin} 20)$ to + .
2. Set S4 (pin 19) to $10 \mu \mathrm{~F}$.
3. Set R5 (pin 17) to 1.8 K .
4. Set $S 5$ (pin 16) to $1 \mu \mathrm{~F}$.
5. Turn on console power.
6. Vary R4 (pin 18) to obtain the siren and phasor sounds.

Those are just a few of the sounds that the console is capable of generating. There are. of course, quite a few more. To find them. alt you need is a little practice and patience. Happy experimenting! R-E

# How to Design 

MANNY HOROWITZ

# Transisfor Switching Circuits 



EIG 1.-CHARACTERISTIC CURVE of a typlcal bipolar tranalstor.

## This month we'll learn how to design switching circuits using transistors, as well as other devices.

WE'VE ALREADY LEARNED ABOUT HOW transistors and other solid-state devices are used in circuits such as amplifiers. oscillators, etc. There are, of course, many other applications for those devices. One of the most common, and useful, of those applications is in electronic switching circuits. Unlike analog circuits where the output signal is some function of the input, in switching circuits the output is in one of only two states-on or off. This month, we are going to begin our look at electronic switching circuits, beginning with the most basic of them, the transistor switch.

## Transistor switches

To use a transistor as a switch it must be biased so that the device is in either one of two states. In one of those states, the transistor is "off" and no collector current flows. In the other, the transistor is "on" and the collector current is limited only by the resistances in the emitter and collector circuits.

There are three common ways to bias a transistor so that it operates as we just
described. Those methods of biasing are refered to as modes of operation. In what is referred to as the saturated mode of operation, the transistor is tumed on by biasing it so that it is in, as you might have guessed, saturation. When that happens, the voltage across the transistor, called the saturation voltage, is at a minimum and depends on the collector current and load resistance. The device is tumed off by biasing it so that it is in cutoff.

When a transistor is tumed on in the second mode of operation, the current mode, it is biased so that the transistor operates near, but not quite in saturation. The collector-emitter voltage is somewhat above the saturation voltage of the device. Once again, the transistor is turned off by biasing it so that it is in cutoff.

Switching speed is faster in the curtent mode of operation than it is in the saturated mode. It is still faster, however. when the transistor is used in the arolanche mode. In that mode, the on and off states of a transistor are maintained in the breakdown portion of its curve. The switching speed of a transistor in the ava-
lanche mode is exceeded only when tunnel, snap-off, hol-catrier, or pin diodes are used as the switching devices.

## Switching modes

A transistor's characteristic curves can be approximated as shown in Fig. 1. Each curve (which here is shown as a relatively horizontal line) represents the relationship between the collector current. IC* and the collector-enitter voltage. $\mathrm{V}_{\mathrm{CE}}$. You'll note that several of those curves are plotted in the figure. That's because the relationship between $I_{C}$ and $V_{C E}$ depends on the base current. $I_{\mathrm{B}}$; each curve shows the relationship for a specific value of $\mathrm{I}_{\mathrm{B}}$.

The more-or-less vertical solid line near the vertical axis represents the saturation resistance of the transistor. That resistance is equal to $\mathrm{V}_{\mathrm{s}} /_{\mathrm{s}}$. At the maximum permissible transistor collector current, $l_{5}$, the minimum voltage that can be across the transistor is $\mathrm{V}_{5}$, the saturation voltage. That voltage is reduced at lower collector currents.

A load line is also shown in the figure. It extends from $V_{\mathbf{C C}}$ on the $\mathrm{V}_{\mathbf{C E}}$ axis to
$\mathrm{I}_{\mathrm{MAX}}$ on the $\mathrm{I}_{\mathrm{C}}$ axis. You'll note that even when the transistor is fully turned on by the application of a targe current to the base, the collector current cannot reach $I_{\text {max }}$ if the device's load line is as drawn In Fig. 1. The maximum current that flows is determined from the point where the load line crosses the saturation resistance curve. Collector current at the intersection of the two lines is at its maximum. It cannot be made any larger no matter how much the base current is increased.
Saturation and current modes of operation function only if a steady input voltage is applied to the base circuit of the transistor to keep it in either the on or off state. Examine the circuit shown in Fig. 2. The transistor is kept in the off state by the presence of $-\mathrm{V}_{\mathrm{BB}}$ at the base. That supply applies a negative voltage to the base with respect to the emitter. That negative voltage keeps the transistor turned off. When a sufficiently positive voltage is applied between the base and emitter at input $\mathrm{V}_{\mathrm{IN}}$, the transistor is on and collector current flows. Thus the applied voltages determine the state of the transistor and whether or not there is any collector current flowing through $\mathrm{R}_{\mathrm{L}}$.

## Saturation mode

Switching is not instantaneous, especially in the saturation mode of operation. It takes time for the transistor to go from an off state to an on state as well as from an on state to an off state. Let's start our examination of the saturation mode by assuming the transistor is turned off. We 'll be referring to Fig. 2 once again as we proceed through the following discussion.

When a positive pulse of voltage is applied to $\mathrm{V}_{\mathrm{IN}}$. it is also applied to the base of the transistor. That positive pulse causes base current to flow instantly, but there is a lapse of time before the baseemitter voltage reaches even a 0 -volt level. Collector current, on the other hand, does not start to flow until the base-emitter voltage is just above zero. The time between the application of the positive voltage to the base and the instant that the collector curtent reaches $90 \%$ of its maximum, is reterred to as the turn-on time. The phrase


FIG. 2-CURAENT FLOWS through $R_{L}$ when posilive pulse le spplled to $V_{1 w}$. The flow la atopped when that pulse is removed.
"delay time"" is also used to describe that curn-on period.
After the positive input voltage has been removed, the negative ( $-\mathrm{V}_{\mathrm{BB}}$ ) supply takes over to restore the transistor to an off state. But that does not occur instantly. First, the base current becomes negative for a while, but eventually the base-emitter junction ceases to conduct current in either direction. As for the base-emitter voltage and collector current, they remain positive for a short interval after the positive switching voltage has been removed. The time it takes for the collector current to drop to $90 \%$ of its maximum after the positive voltage has been removed is called storage time. It is caused by the capacitances formed in the transistor when it is in saturation. Those capacitances are charged when the transistor conducts and discharged relatively slowly after the transistor has been turned off.

Capacitor $C_{B}$ is not an essential component in the circuit. It is included only to increase the switching speed. To determine what its capacitance must be you must first determine the saturation current. $\mathrm{L}_{\text {C(SAT) }}$, of the transistor: it is equal to $V_{C C} R_{L}$. Next, calculate what $R_{x}$ should be by setting it equal to $V_{B B} / I_{\mathrm{CBO}}$ where $\mathrm{I}_{\text {CBo }}$ is the collector-to-base leakage current when the transistor is operating at its maximum temperature. Continue the design by plotting the load line for the collector circuit as shown in Fig. 1. From that plot. estimate the approximate base current. $I_{B S}$, at the point where the load line crosses the transistor's saturation resistance curve. In Fig. I, it is about midway between $\mathrm{I}_{\mathrm{BA}}$ and $\mathrm{I}_{\mathrm{Bg}}$. If the maximum voltage applied to the input of the circuit is $\mathrm{V}_{\mathrm{IN}(\text { max })}$.

$$
\left.R_{B}=V_{I N(\text { mex }}\right)_{\text {BS }}-I_{\text {cBo }}
$$



FIG. 3-IN THE AVALANCHE switching-mode translsiors operste in the breakdown region of their charscteristic curves.

Capacitor $\mathrm{C}_{\mathrm{B}}$ is used to increase the positive drive on the transistor at the instant that $\mathrm{V}_{\text {IN }}$ is applied. Its capacitanee can be caleulated mathematically, but it is best that the circuit be built and different capacitors placed across $R_{B}$ until it is determined which capacitor will provide you with reasonable performance in a particular switching application.

Another factor that you may run into when designing a switching circuit is latch-up. In that situation, the reverse vollage applied to the base circuit is insufficient to bring conduction down to its lowest level. Instead. collector current drops only to some level above the desired minimum. That low current is determined by the point where the load line crosses the breakdown section of the collector curve. (The breakdown portion of the curve is illustrated in Fig. 3. It is the vertical sections of curves I, 2 and 3.) Should latch-up occur. Increase the negative or reverse-bias voltage that is applied to the base circuit.

## Current mode

To improve the switching speed of a transistor it shouid be kept out of saturation when turned on. When that is done, the transistor is said to be operating in the current mode. In that mode of operation, the off states are identical to those in the saturated mode, while the on states differ in that in the current mode the transistor is kept just slightly out of saturation. (The excess charge in the base is kept to a minimum.)

In the current mode of operation, the transistor can be kept off by a resistorbattery combination connected between the base and ground. That is shown in the current-mode switching circuit shown in Fig. 4. Note that there is also a resistor-battery-diode combination in the emitter circuit of the transistor; let's take a closer look at it.

Diode DI is kept turned on at all times because of the polarity of the $\mathrm{V}_{\mathrm{EE}}$ supply. If a silicon junction diode is used, about 0.7 volt is across the device. If there is no voltage between ground and the base,


FIG. 4-A BATTERY ANO RESISTOR toe con nected between the base and ground In ecur rent-mode switching circult.
only that diode voltage would be between the base and emitter of the transistor, keeping it tumed on. But the transistor does get tumed off due to the presence of the $-\mathrm{V}_{88}$ supply. To keep the transistor turned off, $\mathrm{V}_{\text {日B }}$ must be large enough to counter the voltage across the diode.
The real significance of the emiter eircuit is seen when the transistor is turned on by a positive pulse at $\mathrm{V}_{\mathrm{iN}}$. If there's only a resistor in the emitter circuit, or a short as in Fig. 2, the collector current will be equal to the beta of the transistor multiplied by the base current $\mathrm{l}_{\mathrm{IN}}$. If $\mathrm{l}_{\mathrm{IN}}$ is sufficiently large, the collector current can be driven into saturation. But the presence of DI. R $_{E}$ and $V_{E E}$ in the emitter circuit prevents that from happening so that the maximum transistor current level is less than its saturation current. That maximum is set by the components in the emitter circuit.

Because of the orientation of the diode in the circuit, no current from the emitter can flow through it. But it does limit the current through $R_{E}$ because of the 0.7 volt developed across the diode. The current flowing through $R_{E}$ is the maximum current that can flow through the emitter or collector circuit of the transistor. With that as the current limit when the transistor is turned on, the transistor will stay out of saturation if $\mathrm{V}_{\mathrm{CC}} / \mathrm{R}_{\mathrm{L}}$ is greater than is the current in $\mathrm{R}_{\mathrm{E}}$. For practical purposes, the cument through $\mathrm{R}_{\mathrm{L}}$ should be limited to a maximum of $\mathrm{V}_{\mathrm{EE}} / \mathrm{R}_{\mathrm{E}}$.

## Avalanche mode

In current- and saturation-mode switching, a voltage with a specific polarity must be maintained at the base of the transistor to keep it either in an on or an off state. The relative polarity of the applied voltage depends on whether you want to keep the transistor tumed on or off. In the avalanche switching-mode. however. an instantaneous pulse is all that is required to keep the transistor in either an on or off state. An additional advantage for that arrangement is that the circuit switches at almost the instant that the switching pulse is applied.

The circuit used in that noode of operation is basically the same as is used for the saturation mode (see Fig. 2), Now. however, $\mathrm{C}_{\mathrm{B}}$ is not needed to improve the switching speed, for it is quite rapid even without the capacitor in the base circuit. In addition, the $\mathrm{V}_{\mathrm{cc}}$ voltage in the avalanche mode of operation is quite high. so that operation of the transistor is in the voltage breakdown region of the collector characteristic. The characteristic eurves in that breakdown region, along with the load line for $\mathbf{R}_{\mathbf{L}}$, are shown in Fig. 3

Curve 1 shows the collector characteristics when the base current is 0 mA ; curve 2 is the collector voltage-current relationship when the base current is somewhat negative. Curve 3 is for the case where the base current is very negative but within the region where the transistor will not be
destroyed. (Reverse base current obviously depends to a large degree upon the reverse base woltage applied for test purpose to the base circuit.) Besides the load line, the other curves shown illustrate the usual transistor characteristics when the base current is positive. The latter group of characteristics is the one usually shown on data sheets.

When the transistor is idling. assume that the negative base voltage. $-v_{B 8}$, is of such magnitude that the transistor idles at point a on curve 2. A positive voltage at $\mathrm{V}_{1 \mathrm{~N}}$ will push the iding point to a second curve. That second curve is determined by the magnitude of the positive voltage applied to the base. If we assume that that curve is for $\mathrm{l}_{\mathrm{B}}=0$, then the new idling point is at $B$ on curve l. It remains on that curve as long as a base vottage is applied. At the instant the positive voltage is removed, the on-point drops to point C on curve 2 because only $-V_{B a}$ remains to bias the base-emitter junction. The transistor keeps idling at that point despite the absence of any voltage or additional pulse. It is stable because the slope of the load line, $1 / \mathrm{R}_{\mathrm{L}}$. is less than the slope of the transistor curve. Ordinarily, a point on that portion of the curve would not be stable because of the transistor's negative resistance. But in this case, operation does not shift from point C because of the relative slopes of the load line and transistor curve.

A negative pulse must be applied to the circuit in order to turn the transistor off or to lower the collector-current level. If the negative pulse is of sufficient magnitude, the collector current will drop to point D on curve 3 . When idling there, the transistor remains turned on. But at the instant the negative pulse is removed. operation reverts to a point on curve 2. That point is point $E$. Because the slope of the transistor curve around point $\mathbf{E}$ is less than the slope of the load line. the transistor cannot remain in an idfling condition at that point. Jf the transistor is idling in the off state. it reverts rapidly to point A, the starting point. Here, current is at a minimum and the transistor is effectively turned off.

## Switching FET's

Even though their switching speed is slower than that of bipolar devices, FET's have the advantage of superior on-to-off current ratios. The slower switching speed is due to the FET's large intemal capacitances.
The characteristic curves of an n-channel FET, and the load line for the drain circuit. are shown in Fig. 5. Although the curves shown are nol of any particular device, they can be used to describe the switching action of the FET in general. A schematic of an FET switching circuit is shown in Fig. 6.
With no positive voltage applied at $\mathrm{V}_{\mathrm{IN}}$, a negative voliage exists belween the source and gate due to the $-\mathrm{V}_{\mathrm{OC}}$ supply.


FIG. 5-THE CHARACTERISTIC CURVES of a typical FET, as well as a load Ine lor the device, it shown hare.

If that voltage is more negative than -8 volts (that is the pinch-off voltage for the device we are examining) very little current flows through the drain circuit. This can be found from the curves; note that $I_{D}$ is very low when $\mathrm{V}_{G S}=-8$. Thus, drain current is negligible because the transistor is operating in the pinch-off region.

A positive voltage at $\mathrm{V}_{\mathbf{I N}}$, or 0 -volt at the gate. puts the operation of the transistor at the upper end of the $I_{D}$ range where conduction is at a maximum. No matter what the collector load is, current flows through it.

FET switches can be considered in another way. When the transistor current is at a minimum. operation is in the pinchoff region (the right hand section of the curves). Because the curves there are almost parallel to the x -axis, the drain resistance is extremely high. That high resistance limits the drain current to minute levels.

Once it has been turned on, the FET operates in the ohmic region (the lefthand portion of the curves). In the ohmic region the characteristic is almost vertical and the drain resistance is extremely tow. permitting relatively large amounts of

p86t Ayロnnar
drain current to flow. Those respective on and off resistances make the on-to-off current ratio of an FET extremely high.

## IC switches

The 555 IC has been used as a time delay switch (among other things) for over a decade. Its operation revolves around three circuits-a comparator, an S-R flip Hop, and an inverter. The comparator can be an op-amp without a feedback circuit. as shown in Fig. 7-a. In the circuit, a fixed voltage is applied to one input terminal while a variable voltage is applied to the other. Whether the output will be at $+\mathrm{V}_{\mathrm{cc}}$ or at $-\mathrm{V}_{\mathrm{Cc}}$, the positive or negative supply voltage, depeuds upon the relative magnitudes and polarities of the voltages applied to the two input terminats. Note that in some circuits, $-V_{\mathrm{CC}}$ is set equal to 0 volts, so that the output from the op-amp will vary from 0 to $+V_{c c}$.


FIG. 7-THE THREE MAJOR clrcuits in a 555 timer IC. They are a comparator (a), an S.R filpflop (b) and a nor gate (c)

Suppose a fixed +5 volts is applied to the non-inverting input of the comparator and less than +5 volts (or even a negative voltage) is applied to the inverting input: then the output will be $+V_{\mathrm{Cc}}$ volts. Should the wollage at the invering input be greater than +5 , regardless of how little, the output becomes - $\mathbf{V}_{\mathrm{cc}}$. In a similar fashion, if the inverting input is set at a fixed +5 volls, the output is minus $\mathrm{V}_{\mathrm{cc}}$ when the voltage at the non-inverting input is less than +5 volts, and is $+V_{\mathrm{cc}}$ when the voltage at the non-inverting input is higher than +5 volts.

To sum up, the comparator compares the respective voltages at its input terminals. If the voltage at the non-inverting input is greater than that at the inverting input, the output is $+V_{\mathrm{cc}}$. and if the voltage at the non-invering terminal is less than that at the inverting terminal, the output is $-V_{\mathrm{cc}}$. The change in polarity at the output occurs when the two input voltages are identical.

The second circuit in the IC is an S-R flip-fop; it is shown symbolically in Fig. 7-b. By itself. a flip-flop is a switch that's made up of digital logic circuits. In the type of Alip-flop considered here, when the $\mathbf{S}$ terminal is low white the $\mathbf{R}$ terminal is high (the actual voltage levels for the high and low depend upon the flip-flop). the $\mathbb{Q}$ output is high. Should the conditions at the $\mathbf{R}$ and $\mathbf{S}$ inputs be reversed, the Q output is low.

Next, let's look at what happens when an input that's high is taken low again. Say, for instance, that the R input is high and the S input is low. When the $\mathbf{R}$ input is taken low again. the $\bar{Q}$ output does not go low again as you might expect: instead it is latehed high and will remain so until the $\mathbf{S}$ input is taken high. If the conditions were reversed (i.e. the S input high and the R input low) the Q output would remain low until the $\mathbf{R}$ input is taken high. When both inputs are low the output remains in its previous state. Thus, this flipflop can act as a switch. To change the state at the output all you need to do is reverse the states of the voltages at the inputs. In this type of flip-flop, care should be taken to prevent both inputs from being taken high at the same time.
The third circuit in the 555 is an inverter, often called a Nor gate: the symbol for that cercuit is shown in Fig. 7-c. It gets its name from the fact that its output is the inverse of its input. Specifically, when the input to the gate is high the output is low. and vice versa.
A functional block diagram of a 555 is
capacitor connected to pin 6 . The time it takes to charge the capacitor is instrumen. tal in determinting the time it takes for the output to switch from a high to a low state. The eharging process can take place only after a negative pulse has been applied to pin 2. Pin 7 is connected to pin 6 so that the capacitor will discharge after the internal transistor. Q1, connected to pin 7 has been tumed on. All of the external componenst and connections we've discussed are shown in Fig. 9.

Before power is applied to pin 5 . it is at ground potential because the capacitor connected there is fully discharged by the two identical intemal resistors that run from it to ground. A slight potential may exist at pin 6 because the "hot" terminal of the capacitor in the timing circuit, $\mathrm{C}_{\boldsymbol{T}}$ is brought only close to ground potential through the internal discharging transistor (Q1 via pin 7), but is never precisely at ground. The slight voltage on the capacitor is due to the existence of a saturation voltage in the discharging transistor, just as it exists in any other transistor. That voltage, however small, is always across

shown in Fig. 8. In it you can see how the three circuits we've just discussed are used in that device. The IC is idling when a voltage higher than $2 \mathrm{~V}_{c} / 3$ is applied to pin 2 . A $0.01-\mu \mathrm{F}$ capacitor is usually connected between pins 5 and $I$; that stabil: izes the DC voltage at the input to comparator A . The switched voltage from the IC is developed across a load resistor, $\mathrm{R}_{\mathrm{L}}$, or some other device. That load is connected between pins 3 and 8 .

In addition to the above, an R-C timing network is connected between pins 8 and 1 , with the junction of the resistor and
the transistor, and is consequently across the capacitor. As a result, voltage at the ourput of op-amp A is high at the instant that power is applied to the circuit.

Voltage at the output of op-amp B is at zero because when power is initially applied to the device, the non-inverting input of that op-amp is again grounded through an intemal resistor in the IC. At the sanve time, the inverting input, which is tied to pin 2 , is held at some value above $2 \mathrm{Vcc}^{1}$ as discussed above. That condition is one that must be satisfied if the 555 is not to be triggered.
The outputs from op-ainps A and B are applied to the $\mathbf{R}$ and $\mathbf{S}$ inputs of the fipflop respectively. Thus, when the output from op-amp $B$ is low and the ouput from op-amp A is high, the Q output of the flipfiop is high. But the signal available at pin 3 of the 555 is low; that's because the output from the fip-flop is passed though the nor gate before it is fed to pin 3. The discharge transistor. Q1, is turned on by the high voltage at $Q$. The transistor shorts the timing capacitor, to maintain the status quo of the circuit and keep the output low.

The initial low ourput level from the IC is maintained from the time that power is applied to the circuit until a ne gative pulse is applied to the trigger input, pin 2. That status quo is maintained because almost immediately following the application of power, the supply woltage is applied. via a resistor, to the inverting input of op-amp A. Because of that, a low is applied to the $R$ input of the flip-flop. As for op-amp B. its output is maintained low because the idling voltage from the trigger input. pin 2, which is high, is applied to the noninverting input of that op-amp. As low voltages are at the $R$ and $S$ inputs of the fip-flop, the output from the IC cannot change states: it remains low. The discharge transistor remains tumed on until the $\mathbf{S}$ input goes high.
When a short negative pulse with a voltage of less than $1 / 3 \mathrm{~V}$ cc is applied to pin 2, op-amp B's output goes high and that signal is applied to the $\mathbf{S}$ input of the fip-flop. That brings $\bar{Q}$ low. The low signal is subsequently inverted by the Nor gate and is available as a high at pin 3 of the 555 . In the meantime, the low at the $\bar{Q}$ output of the flip-fiop, which is connected directly to $\mathrm{Q1}$, tums that discharging transistor off. That, in tum, removes the short from across the timing capacitor. $\mathrm{C}_{\mathrm{p}}$, allowing it to charge. When voltage across $\mathrm{C}_{\mathrm{T}}$ exceeds the voltage at pin 6 . or is more than $2 / 3 \mathrm{~V}_{\mathrm{CC}}$, the state of op-amp A changes and a high appears at its output. (The output from op-amp B went low immediately after the trigger pulse was completed.) That brings 0 high, the output at pin 3 low, and the discharging transistor is once again tumed on todischarge the timing capacitor.
The time it takes for the capacitor to charge and trip the circuits is $1 . \mid \mathrm{R}_{T} \mathrm{C}_{T}$ seconds. During that time, voltage at the


FIG. 10-THE STATE OF RY1 is controlled by S1 and S2-pressing S1 closes the relay while pushing S2 opens it.
output is high. It stays there until the charging period has been completed. The capacitor is then discharged, the output becomes low, and the circuit awaits the next negative pulse to start the next timing cycle.

The charging cycle of the capacitor can be disturbed only by placing a low voltage pulse at the reset input of the IC. pin 4. That pulse turns on transistor Q2, which, in tum, turns on the discharging transistor. If the reset terminal is not to be used, it should be connected to a fixed high voltage such as the $+V_{\mathrm{Cc}}$ supply.

## Latching relay

Circuitry can be built around a mechanical relay so that its operation is controlled by a pair of momentary switches. Closing one switch closes the relay and closing the second switch opens it. A transistor circuit that can be used to accomplish that goal is shown in Fig. 10. When SI is pressed. current flows through the the relay's coil and the contacts close. When S2 is pressed, the current ceases to flow and the contacts open. Of course, a normally closed relay could be used in place of RYI; in that case the action of the relay is reversed.

Let's start our look at the circuit by assuming that $\mathbf{S 2}$ has been pressed for an instant, thereby opening the circuit to the base of QI. No current flows through it or through Q 2 , so that the supply voltage, $+\mathrm{V}_{\mathrm{CC}}$, is at the collector of Q2. This voltage is there because, in the absence of current, there is no voltage drop across the coil of the relay. The high voltage at the collector of Q2. and hence at the base of Q3, turns on the later transistor. Collector current through Q3 is limited only by R3. Because of the vollage drop across R3, there is close to 0 volt at the collector of Q3. That is fed back and causes 0 volt to also be applied to the base of Q1, keeping both Q1 and Q2 turned off so that current does not flow through the relay coil.

Current will flow through the relay coil after $\mathbf{S 1}$ has been pressed momentarily. When that is done, $+V_{c c}$ is applied for an instant to the base of $\mathrm{Q1}$. That tums on Q1 as well as Q2. Because Q2 then conducts, current flows through the relay coil. A woltage, very close to zero, is at the collector of Q2 due to the voltage drop across the transistor. That is also applied to the base of Q3 but is insufficient to turn that device on. The colleetor voltage of Q3 is high because there is no voltage drop across R3. That relatively high voltage is applied through $\mathrm{DI}, \mathrm{S} 2$, and RI , to the base of Q1, keeping it and Q2 turned on.

## Multivibrators

Two switching transistors are used to form a multivibrator. In their stable states, one transistor is turmed on and one is tumed off. The purpose of a multivibrator is to switch (and possibly even keep switching) the stable states of the two devices, To accomplish that, positive feedback is placed around the two transistors so that the circuit becomes unstable. That instability must be present if the states of the transistors are to be interchanged.
There are three basic types of multivibrator circuits. In one of those, the bistable multivibrator, both transistors are in stable states - one transistor is on and the second one is off. When a pulse is applied to the circuits, the states of the device reverses. The transistors remain in their new states until another pulse is applied; that once again reverses the states of the devices.

The second group of multivibrators are monostable. Here, the two transistors assume specific states, depending upon the circuitry. States are interchanged after a pulse has been applied but they do not remain indefinitely in those new states. After a period of time, the transistors in the monostable multivibrator revert to their original states. The time they remain
in the switched state depends upon a time constant in the circuit.

The last group of circuits are referred to as astable muttivibrators. In those circuits no pulse is required to cause the transistors to change states; they do so continuously.

## Blstable multivibrator

A bistable multivibrator circuit is shown in Fig. 11. Assume that when power is applied Q1 is on and in saturation while Q2 is tumed off. If that is the case, the collector of Q 1 is at about ground potential while the collector of Q 2 is at $+V_{\mathrm{cc}}$. Transistor Q 2 is kept off because no current is supplied to its base through $\mathbf{R}_{\mathrm{F}} 2$; that's because of the 0 volts at the coilector of QI. At the same time. the $-V_{B B}$ supply is applying a reverse bias voltage to the base through $\mathrm{R}_{\mathrm{B}} 2$. Transistor Q is kept turned on despite the fact that the $-V_{B B}$ supply is applied to its base. That is because there is a current flowing through $R_{F}$; that current is due to the voltage at the collector of Q2. The states of Q1 and Q2 are interchanged if a negative pulse is applied to the base of Q 1 to turn it off while Q2 gets tumed on. After that, the transistors remain in their newly acquired states. A similar change of states can be accomplished by applying a positive pulse to the base of $\mathbf{Q} 2$ to tum it on.

For the circuit to behave as described, sevcral design criteria must be satisfied.

1. The values of $R_{c}$ I and $R_{C} 2$ (as they are identical we'll simply refer to their value as $\mathrm{R}_{\mathrm{C}}$ from now on) must be less than $\mathrm{V}_{\mathrm{oc}}{ }^{\prime} \mathrm{C}(\mathrm{san}) \mathrm{I}_{\mathrm{C} \text { (sat) }}$ is the minimum saturation current of the transistor.
2. Assume that $R_{8} 1=R_{f} 2=R_{8}$. To keep the off Iransistor In that state. $\mathrm{V}_{\mathrm{Be}} / \mathrm{R}_{\mathrm{g}}$ must be greater than the leakage current, Iceo of the off transistor at the maxlmum temperature at which it is to be used.
3. Assume that $R_{F} 1=R_{F} \mathbf{2}=\mathbf{R}_{F}$. For the transistor to be in saturation beta multiplied by $R_{c}$ must be greater than $R_{F}$. The Beta of both tramsistors should be about the same
4. To keep the on transistor in saturation, the base current must be

$$
\frac{l_{C(g a)}}{\beta\left(\frac{V_{C C}}{R_{C}+R_{F}}-\frac{V_{B B}}{R_{e}}\right)}
$$

## Monostable multivibrator

A monostable multivibrator is shown Fig. 12. In that circuit. Q1 is kept tumed on because the $+V_{c c}$ supply provides base current to that transistor through $\mathrm{R}_{\mathrm{B}}$ I. Transistor Q 2 remains off because of the negative voltage applied to its base from the $-V_{B B}$ supply. Those states are interchanged after a negative pulse has been applied to the base of Q1. When such a pulse is applied, QI is tumed off and the voltage at the collector jumps to $+\mathrm{V}_{\mathrm{cc}}$.


FIG. 11-A BISTARBLE MULTIVIERATOR can remain in elther ol two states for an Indefintte pertod of time.

That voltage is applied to the base of Q2 through $\mathbf{R}_{\mathbf{C}}{ }^{\mathbf{l}}$ and $\mathbf{R}_{\mathrm{F}}$. turming that device on. Transistor Q2 remains on untit after capacitor Cl has had time to discharge through Q2 $^{2}$ and $\mathbf{R}_{8}$. The time that $\mathbf{Q} 2$ remains on, is equal to about $0.69 \mathrm{R}_{\mathrm{B}}$ IC1. After that time, the transistors return to their original states.
For this circuil to perform properly, the following circuil details must be satisfied.

1. Q1 is on when $V_{c c} / R_{c}$ 1 Is greater than $\beta\left(V_{c c} R_{8} 1\right)$.
2. From the transistor's specifica. tions, determine the saturation volt. age, $V_{C E(s a t)}$ of Q2. If that information is not available, assume it to be 0.5 vot for a small signal transistor and 2 voits for a large power device. Use intermediate values tor intermediate size devices. The base-emitter voltage. $\mathrm{V}_{\text {be }} 1$, due to $\mathrm{V}_{\text {CEIseat }}$ is $V_{C E\{ }$ sall $_{1} \times R_{B} 2 /\left(R_{F}+R_{8} 2\right)$. The base-emitter voltage, $\mathrm{V}_{\mathrm{BE}} 2$. due to the $-V_{\text {Be }}$ supplyo is $-V_{B E} \times R_{\text {d }}$ ( $R_{F}-R_{e}$ ). Q2 is off when $\mathrm{V}_{\mathrm{BE}} 1+\mathrm{V}_{\mathrm{BE}} 2$ is negative.

## Astable Multivibrator

The multivibrator behaves as an oscillator when used in an astable circuit. In that arrangement, both transistors are usually in identical circuits with the collector of one transistor coupled through a capacitor to the base of the second. The slates of both devices keep changing from on to off, and back again, at a fixed rate. A basic arrangement of an astabie muttivibrator is in Fig. 13.
 only one Itablo atate.


FIG. 13-AN ASTABLE MULTIVIBRATOR Changes states continuously.

Start by assuming that Q is turned fully on and is in saturation while $\mathbf{Q 2}^{2}$ is off. Because the collector of Q2 is at $+\mathrm{V}_{\mathrm{cc}}, \mathrm{C} 2$ charges to just under $+\mathrm{V}_{\mathrm{cc}}$. with the polarity as shown in the diagram. (The curved side of the capacitor represents the side at the lower potential.)
Capacitor Cl was charged, with the polarity as shown. during the previous halfcyele. When Cl is discharged, a base current flows in Q2 due to the current flowing through $\mathrm{R}_{\mathrm{B}} 2$; the current in the resistor is caused by $+\mathrm{V}_{\mathrm{cc}}$. The presence of a base current turns Q2 on, putting its collector as well as the positive side of $\mathbf{C 2}$, at ground potential.

Because the voltage across C 2 has the polarity shown, the base of Q1 is placed at a negative voltage with respect to ground. That turns Q 1 off. While Q 1 is off. Cl charges, with the polarity shown, to just under $+\mathrm{V}_{\mathrm{cc}}$ just as C 2 did when the transistors were in their previous states, In the meantime, $C 2$ is being discharged through $R_{B}{ }^{1}$ so there is no voltage left across C 2 and thus none applied to the base of QI. Transistor Q1 is turned on because the only major factors that now affect it base current are $+V_{c c}$ and $R_{13}$. Transistor Q2 is turned off because of the negative vollage at its base. It is negative because the positive end of Cl is at ground potential after Q1 has been curned on.

The process continues without a stop. The time for switching from one state to the other is $0.69 \mathrm{R}_{\mathrm{B}}$ IC2 or $0.69 \mathrm{R}_{\mathrm{B}} 2 \mathrm{Cl}$. If $\mathrm{R}_{\mathrm{B}} 1$ is not equal to $\mathrm{R}_{\mathrm{B}} 2$ and Cl is not equal to C 2 , then the time in which the transistors are in alternate states differ. Should $\mathrm{R}_{\mathrm{B}} \mathrm{I}=\mathrm{R}_{\mathrm{B}} 2=\mathrm{R}_{\mathrm{B}}$ and $\mathrm{CI}=\mathrm{C} 2=\mathrm{C}$, both switching times are identical. Fully symmetrical squarewave cycies will then be seen at the collector of either Q1 or Q2. The period of the full cycle is $1.38 \mathrm{R}_{\mathrm{B}} \mathrm{C}$ and the frequency will be $I / I .38 R_{B} \mathrm{C}$.

## More switchling devices

In this article, switching circuits using bipolar transistors. FET's, and IC's were described. But there are other semiconductor devices designed to perform as switching devices. Those include UJT's. SCR's, PUT's, and soon. Those and similar devices will be discussed in our next article.
R.E

